

# Mockingbird-N/V 14/15\_TGL & Hellcat 14/15/17\_TGL Schematic

2020-08-01  
REV : A00

*DY : None Installed*  
*UMA: Unified Memory Architecture*  
*OPS: Optimal Playable Settings*

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A4

Document Number

**MOCKINGBIRD\_TGL**

Rev  
**A00**


Date: Saturday, August 01, 2020

Sheet 1 of 105



# Mockingbird N/V/HellCat TGL Block Diagram


<https://vinafix.com>








Date: Saturday, August 01, 2020 Sheet 3 of 105





### Type-A Port2 (IO)



```
DN4: WWAN_GPO_PEREST#
DT6: WWAN_CARD_PWR_OFF#
DG47: 3.3V_CAM_EN
DF6: TBT_LSL1_TXD
DN23: SENSOR_DB_DET#
DD6: TBT_LSL1_RXD
DK23: CPU_DDP4_CTRL_CLK
DN21: CPU_DDP4_CTRL_DATA
DF47: CPU_DISP_HPD2
DH52: USB_OC1#
DK45: CPU_DISP_HPD4
```

eDP

## HDMI

## TBT

eDP

CPU1A

2	DDIA_TXP3
2	DDIA_TXN3
2	DDIA_TXP2
2	DDIA_TXN2
2	DDIA_TXP1
2	DDIA_TXN1
2	DDIA_TXP0
2	DDIA_TXN0

DDIA\_AUX\_F  
DDIA\_AUX\_M

GPP\_E22/DDPA\_CTRLCLK/DNX\_FORCE\_RELOAD  
GPP\_E23/DDPA\_CTRLDATA

5 GPP E14/DDSP HPDA/DISP MISCA

2	DDIB_TXP3
1	DDIB_TXN3
9	DDIB_TXP2
9	DDIB_TXN2
9	DDIB_TXP1
1	DDIB_TXN1
9	DDIB_TXP0
	DDIB_TXN0

DDIB\_AUX\_F  
DDIB\_AUX\_M

→ GPP\_H16/DDPB\_CTRLCLK/PCIE\_LNK\_DOWN  
GPP\_H17/DDPB\_CTRLCLK

→ GPP A18/DDSP HPDB/DISP MISCB/I2S4 RXD

GPP\_A21/DDPC\_CTRLCLK/I2S5\_TXD  
GPP\_A22/DDPC\_CTRLCLK/I2S5\_RXD

→ GPP\_E18/DDP1\_CTRLCLK/TBT\_LSX0\_TXD  
GPP\_E19/DDP1\_CTRLDATA/TBT\_LSX0\_RXD

→ GPP\_E20/DDP2\_CTRLCLK/TBT\_LSX1\_TXD  
GPP\_E21/DDP2\_CTRLDATA/TBT\_LSX1\_RXD

GPP\_D9/ISH\_SPI\_CS#/DDP3\_CTRLCLK/TBT\_LSX2\_TXD/GSPI2\_CS0#  
 GPP\_D10/ISH\_SPI\_CLK/DDP3\_CTRLDATA/TBT\_LSX2\_RXD/GSPI2\_CLK

GPP\_D11/ISH\_SPI\_MISO/DDP4\_CTRLCLK/TBT\_LSX3\_TXD/GSPI2\_MISO  
GPP\_D12/ISH\_SPI\_MOSI/DDP4\_CTRLDATA/TBT\_LSX3\_RXD/GSPI2\_MOS

```

3 GPP_A17/DISP_MISCC/I2S4_TXD
5 GPP_A19/DDSP_HPDI/DISP_MISC1/I2S5_SCLK
7 GPP_A20/DDSP_HPDI/DISP_MISC2/I2S5_SFRM


```

○ GPP\_A14/USB\_OC1#/DDSP\_HPDP3/I2S3\_RXD/DISP\_MISC3/DMIC\_CLK\_B1  
○ GPP\_A15/USB\_OC2#/DDSP\_HPDP4/DISP\_MISC4/I2S4\_SCLK

3	EDP_VDDEN
3	EDP_BKLTE
0	EDP_BKLT

TGL-U-1-GP-U2

Add RTC Gen 9 reset circuit\_20170814  
leakage issue  
20191224  
Follow Internal review



75.27002.F7C  
2nd = 075.27002.0E7C  
3rd = 075.67002.007C  
4th = 075.07002.0A7C

1 OF 21

TCPO_TXRX_P1	AY2	USB1	TCSS	RX	P1
TCPO_TXRX_N1	AY1	USB1	TCSS	RX	N1
TCPO_TXRX_P0	BB1	USB1	TCSS	RX	P0
TCPO_TXRX_N0	BB2	USB1	TCSS	RX	N0
TCPO_TX_P1	AM5	USB1	TCSS	TX	P1
TCPO_TX_N1	AM7	USB1	TCSS	TX	N1
TCPO_TX_P0	AT7	USB1	TCSS	TX	P0
TCPO_TX_N0	AT5	USB1	TCSS	TX	N0
TCPO_AUX_P	AP7	USB1	TCSS	AUX	P
TCPO_AUX_N	AP5	USB1	TCSS	AUX	N

TCP1_TXRX_P1	AT2
TCP1_TXRX_N1	AT1
TCP1_TXRX_P0	AU1
TCP1_TXRX_N0	AU2
TCP1_TX_P1	AD5
TCP1_TX_N1	AD7
TCP1_TX_P0	AH7
TCP1_TX_N0	AH5
TCP1_AUX_P	AF7
TCP1_AUX_N	AF5

TCP2_TXRX_P1	BF1
TCP2_TXRX_N1	BF2
TCP2_TXRX_P0	BE2
TCP2_TXRX_N0	BE1
TCP2_TX_P1	BD7
TCP2_TX_N1	BD5
TCP2_TX_P0	AY5
TCP2_TX_N0	AY7
TCP2_AUX_P	BB5
TCP2_AUX_N	BB7

TCP3_TXRX_P1	BK1
TCP3_TXRX_N1	BK2
TCP3_TXRX_P0	BJ2
TCP3_TXRX_N0	BJ1
TCP3_TX_P1	BM7
TCP3_TX_N1	BM5
TCP3_TX_P0	BH5
TCP3_TX_N0	BH7
TCP3_AUX_P	BK5
TCP3_AUX_N	BK7

TC_RCOMP_P	AN2	
TC_RCOMP_N	AN1	
DSI_DE_TE_2	M8	✗
DDI_RCOMP	AB1	
SP_UTILS/DSI_DE_TE_1	CE4	✗

DELL

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title	<b>CPU (DDI/EDP/TBT/TPC/)</b>
-------	-------------------------------

Size	Document Number	Rev
------	-----------------	-----



A3	<b>MOCKINGBIRD_TGL</b>	A
----	------------------------	---



<https://vinafix.com>

[illegible]





607872 Ver0.9 page350 Required

CFG	Description	Termination	Resistor
EAR	Stall CPU reset sequence until de-asserted: - 1 = (Default) Normal Operation; No stall. - 0 = Stall	Pull-up to VCCSTG	1K ohm
CFG[0]	RSVD	None	
CFG[1]	RSVD	Pull-up to VCCIO	1K ohm
CFG[2]	RSVD	Pull-up to VCCIO	1K ohm
CFG[3]	RSVD	Pull-up to VCCIO	1K ohm
CFG[4]	eDP enable Strap: - 1 = Disabled. - 0 = Enabled.	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[6:5]	RSVD	None	
CFG[7]	PEG deferred link training	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[8]	RSVD	None	
CFG[11:9]	RSVD	Pull-up to VCCIO	1K ohm
CFG[13:12]	RSVD	None	
CFG[14]	PEG60 Lane Reversal: - 1 - (Default) Normal - 0 - Reversed	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[1 7:15 ]	RSVD	None	

Bifurcation	Link Width	CFG Signals	Lanes			
	0:6:0	CFG [14]	0	1	2	3
1x4	x4	0	0	1	2	3
1x4 Reversed	x4	1	3	2	1	0

Notes:  
1. PCIe\* Port60 is a single x4 port without bifurcation capabilities, thus bifurcation pin straps are not applicable.

<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (CFG/IST)**

Size A3	Document Number	Rev A00
---------	-----------------	---------

Date: Saturday, August 01, 2020 Sheet 6 of 105



```
[46] VCCCORE_SENSE <<<—
[46] VSSCORE_SENSE <<<—
[46] SVID_ALERT#_CPU <<<—
[46] SVID_CLK_CPU <<<—
[46] SVID_DATA_CPU <<>>—
```



```
.....https://vinafix.com.....
3.Length matchin 25mil, and close SOC in 2inch "
.....
```

```
20191112 modify
Follow Nakia
20200311 (DVT1)
R701 change to 56R follow INTEL PDG
```

### Layout Note:


1. Place close to CPU within 2"
2. VCC\_SENSE/ VSS\_SENSE  
impedance=50 ohm
3. Length match<25mil

R706 2 SVID\_ALERT#\_CPU  
402-PAD-7-NP-GP



Main Func = CPU

https://vinafix.com



Lack of VCCPLL\_OC / VCC1P8A / VCCPLL

<Core Design>



Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (VDDQ/VCC/VCCST/VCCSTG)**

Size A4 Document Number **MOCKINGBIRD\_TGL** Rev **A00**

Date: Saturday, August 01, 2020 Sheet 8 of 105





<Core Design>





**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>CPU (RSVD)</b>	
Size <b>A4</b>	Document Number	<b>MOCKINGBIRD_TGL</b>	Rev <b>A00</b>
Date:	Saturday, August 01, 2020		Sheet 9 of 105



Main Func = CPU

https://vinafix.com






Main Func = CPU

https://vinafix.com




Decoupling Requirements for Ice Lake U Processor for VDDQ

Domain	Backside cap	Primary side cap	Placement guideline <sup>3</sup>
VDDQ	6x 10uF 0402		Place on the back side of the SoC, as close as possible to the vias that connect to the outer row of BGA pins. Locate the capacitor such that the trace length from the GND via to the pad is minimized, and maximize the width of this trace.
	2x 10uF 0402		Place on the back side of the SoC, as close as possible to the vias that connect to the outer row of BGA pins. Locate the capacitor such that the trace length from the GND via to the pad is minimized, and maximize the width of this trace.
	3x 0402 (placeholder)		Place on the back side of the SoC, as close as possible to the vias that connect to the outer row of BGA pins. Locate the capacitor such that the trace length from the GND via to the pad is minimized, and maximize the width of this trace.
	2x 22uF 0603		Place after the TOP DDR signal breakout. These should not be omitted on SODIMM designs, and can be removed only in Memory Down designs when the following conditions are met: 1) DRAM's are soldered down, so their decoupling is shared with the SoC. 2) DRAM's and SoC VDDQ plane copper is shared between both directly (no shunting resistors, pads or similar in the middle). 3) DRAM's are placed close to the SoC allowing that at least 5x10uF capacitors of the DRAM decoupling is within a 30mm radius from SoC Edge.
	1x 0603 (placeholder)		Place after the TOP DDR signal breakout.


Notes:  
1. Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.  
2. Refer to the Figure 10-10 for decoupling capacitor placements.



11/5 Tery Don  
add 1D8V\_S5 decoupling cap. follow Shuri



<Core Design>



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power Cap2)

Size A3

Document Number

MOCKINGBIRD\_TGL

Rev A00

Date: Saturday, August 01, 2020













Sheet 11 of 105








## Main Func = MEMORY





<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DDR (RSVD) (DDR4-CHA1)**

Size

**A4**

Document Number

**MOCKINGBIRD\_TGL**

Rev

**A00**


Date: Saturday, August 01, 2020

Sheet 14 of 105




















Audio

[27] HDA\_SYNC\_CODEG <<<  
[27] HDA\_BITCLK\_CODEG <<<  
[27] HDA\_SDOUT\_CODEG <<<  
[27] HDA\_SDOIN\_CPU <<<  
[15] HDA\_SDO <<<  
[55] DMIC\_PCH\_CLK\_0 <<<  
[55] DMIC\_PCH\_DATA\_0 <<<

GPU

[24,85] DGPU\_PWROK <<<  
[86] DGPU\_PWR\_EN <<<

G SENSOR

[70] FFS\_INT2 >>>

RTC

[25] RTC\_DET# <<<

BT




[61] BT\_RADIO\_DIS# <<<

ME


[96] ME\_FWP\_SW <<<

For SITP


20191129  
Follow ICL  
20200212  
no need level shift  
20200331  
ADD LEVEL SHIFT to Verify  
20200416 (DVT2)  
Follow MKB AMD solution  
20200508 (DVT2)  
Follow Nakia add DATA's Solution




ID	Description	Setting	Mapping
PROJECT_ID[3:2]	Project Type	11	Inspiron
PROJECT_ID[1:0]	Project Series	10	Vostro
PROJECT_ID[1:0]	Project Series	01	Latitude
PROJECT_ID[1:0]	Project Series	00	N/A



ID	Description	Setting	Mapping
BOARD_ID[2:1]	Board SKU ID	11	N/A
BOARD_ID[2:1]	Board SKU ID	10	N/A
BOARD_ID[2:1]	Board SKU ID	01	TGL-UP4
BOARD_ID[2:1]	Board SKU ID	00	TGL-UP3



ID	Description	Setting	Mapping
VRAM_ID[2:1]	dGPU VRAM size	11	UMA Board
VRAM_ID[2:1]	dGPU VRAM size	10	N/A
VRAM_ID[2:1]	dGPU VRAM size	01	DIS Board with 4GB VRAM
VRAM_ID[2:1]	dGPU VRAM size	00	DIS Board with 2GB VRAM



ID	Description	Setting	Mapping
TBT_DET#	TBT function detected	1	no TBT
TBT_DET#	TBT function detected	0	Have TBT







# Main Func = PCH


https://vinafix.com

[61] CNV\_WR\_DN0 >>> \_\_\_\_\_  
[61] CNV\_WR\_DP0 >>> \_\_\_\_\_  
[61] CNV\_WR\_DN1 >>> \_\_\_\_\_  
[61] CNV\_WR\_DP1 >>> \_\_\_\_\_  
[61] CNV\_WR\_CLKN >>> \_\_\_\_\_  
[61] CNV\_WT\_DN0 >>> \_\_\_\_\_  
[61] CNV\_WT\_DP0 >>> \_\_\_\_\_  
[61] CNV\_WT\_DN1 >>> \_\_\_\_\_  
[61] CNV\_WT\_DP1 >>> \_\_\_\_\_  
[61] CNV\_WT\_CLKN >>> \_\_\_\_\_  
[61] CNV\_WT\_CLKP >>> \_\_\_\_\_

[61] CNV\_BRI\_RSP <<< \_\_\_\_\_  
[15] CNV\_RGI\_DT <<< \_\_\_\_\_  
[61] CNV\_RGI\_DT\_R <<< \_\_\_\_\_

[61] CNV\_RF\_RESET# <<< \_\_\_\_\_

[61] CLKREQ\_CNV <<< \_\_\_\_\_



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (CS/EMMC/CNVi)	
Size	Document Number	Rev	
A3	MOCKINGBIRD_TGL	A00	
Date: Saturday, August 01, 2020		Sheet	21 of 105




[50] VCCAUX\_SENSE <<<—  
[50] VSSAUX\_SENSE <<<—  
[40,50] CORE\_VID0 <<<—  
[40,50] CORE\_VID1 <<<—  
  
[24,44,66,72] PROCHOT#\_CPU <<<—  
  
[40] VIP05\_CTRL\_R >>>—  
[40] VNN\_CTRL\_R >>>—

PH/PL 100R at VR side.




20191224  
Follow Internal review  
(200mA) 1D05V\_VNN\_BYPASS  
(200mA) 1D05V\_S5\_BYPASS  
3D3V\_S5\_VCCPRIM  
VNN\_CTRL\_R  
VIP05\_CTRL\_R  
R2215  
R2212  
R2213  
0R0402-PAD-7-NP-GP  
20191112 modify  
Follow Nakia

PROCHOT#\_CPU  
VRALERT#  
83.R2003.A8M  
2nd = 083.52030.008F  
20191210  
Follow Nakia N7  
Intel CRB and Intel review


PH Same as SPI Programming Guide for details








10/09, RN2201 Pin3 -> CORE\_VID1, charon  
20191112 modify  
Follow Nakia











Pin Name	Strap Name	Strap define and value	IO Power rail
GPIO55SHD_CS	BSS_STRAP	Boot Source Select Strap 1: Use the Shared SPI pins for Boot Source 2 0: Use the eSPI Flash Channel for Boot Source 1	VTT2

Note 1: If the eSPI Flash Channel is used for booting, i.e., eSPI Master Attached Flash Sharing (MAFS), the GPIO55PMAQSHD\_CS0M pin must be used as RSMRST#. This pin will be driven high by the boot ROM code in order to activate the eSPI flash channel. In addition, the GPIO0160PDT\_P\_BN15SHD\_CS0MCT3 pin must be used as CSW\_PWR0K. This pin will also be driven high by the boot ROM code to support Deep Sleep Wake timing requirements.

Note 2: If the Shared SPI port is used for booting, then any unused GPIO may be used for RSMRST#.








Note 3: The comparator strap option is an optional feature that may be enabled in OTP to enable the Boot ROM to configure and lock the Comparator strap. If the feature is enabled in OTP, and external pull-up/down is required to determine the default comparator behavior. If the strap option is not enabled in OTP, the CMP\_STRAP is not supported and no external pull-up or pull-down required. Application firmware may enable the comparator if supported by the specific package.

Pin Name	Strap Name	Strap define and value	IO Power rail
GPIO55SHD_CS	BSS_STRAP	Boot Source Select Strap 1: Use the Shared SPI pins for Boot Source 2 0: Use the eSPI Flash Channel for Boot Source 1	VTT2

Note 1: If the eSPI Flash Channel is used for booting, i.e., eSPI Master Attached Flash Sharing (MAFS), the GPIO55PMAQSHD\_CS0M pin must be used as RSMRST#. This pin will be driven high by the boot ROM code in order to activate the eSPI flash channel. In addition, the GPIO0160PDT\_P\_BN15SHD\_CS0MCT3 pin must be used as CSW\_PWR0K. This pin will also be driven high by the boot ROM code to support Deep Sleep Wake timing requirements.

Note 2: If the Shared SPI port is used for booting, then any unused GPIO may be used for RSMRST#.

Note 3: The comparator strap option is an optional feature that may be enabled in OTP to enable the Boot ROM to configure and lock the Comparator strap. If the feature is enabled in OTP, and external pull-up/down is required to determine the default comparator behavior. If the strap option is not enabled in OTP, the CMP\_STRAP is not supported and no external pull-up or pull-down required. Application firmware may enable the comparator if supported by the specific package.












Main Func = Thermal Sensor

[18,24,79] GPU\_THM\_SMBDAT <<>>  
[18,24,79] GPU\_THM\_SMBCLK <<>>

[17,24] MVP\_VR\_ON >>>>  
[40] PURE\_HW\_SHUTDOWN# <<<<



[24] PWM\_FAN1 >>>>  
[24] FAN\_TACH1 <<<<



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

PWM FAN1

Layout Note:  
https://vinafix.com  
Trace width = 15mil



2ND for MKB = 020.F1736.0004  
FAN\_TACH1 1 AFTP2601  
PWM\_FAN1 1 AFTP2602  
5V\_FAN\_VCC 1 AFTP2603




Main Func = Audio

[19] HDA\_SDIN0\_CPU <<< \_\_\_\_\_  
[19] HDA\_SDOU0\_CODEC >>> \_\_\_\_\_  
[19] HDA\_SYNC\_CODEC >>> \_\_\_\_\_  
[19] HDA\_BITCLK\_CODEC >>> \_\_\_\_\_

[29] AUD\_SPK\_R <<< \_\_\_\_\_  
[29] AUD\_SPK\_L <<< \_\_\_\_\_  
[29] AUD\_SPK\_L+ <<< \_\_\_\_\_  
[29] AUD\_SPK\_L- <<< \_\_\_\_\_

[24] NB\_Mute >>> \_\_\_\_\_  
[20] SPKR >>> \_\_\_\_\_  
[24] BEEP >>> \_\_\_\_\_  
[66] AUD\_SENSE >>> \_\_\_\_\_  
[29] LINE1\_VREF0 <<< \_\_\_\_\_  
[29] MIC2\_VREF0 <<< \_\_\_\_\_  
[29] AUD\_HP1\_JACK\_L <<< \_\_\_\_\_  
[29] AUD\_HP1\_JACK\_R <<< \_\_\_\_\_  
[29] LINE1\_L >>> \_\_\_\_\_  
[29] LINE1\_R >>> \_\_\_\_\_

[29.66] AUD\_SLEEVE <<< \_\_\_\_\_  
[29.66] AUD\_RING <<< \_\_\_\_\_  
[55] DMIC\_SCL\_CODEC <<< \_\_\_\_\_  
[55] DMIC\_SDA\_CODEC <<< \_\_\_\_\_




https://vinafix.com



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

*(Reserved)*

Size  
A4

Document Number  
**MOCKINGBIRD\_TGL**

Rev  
**A00**

Date: Saturday, August 01, 2020

Sheet 28 of 105




Main Func = Audio

[27] AUD\_SPK\_R+ >>> \_\_\_\_\_  
[27] AUD\_SPK\_R- >>> \_\_\_\_\_  
[27] AUD\_SPK\_L- >>> \_\_\_\_\_  
[27] AUD\_SPK\_L+ >>> \_\_\_\_\_


[18] SPK\_ID <<< \_\_\_\_\_

Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power




Speaker




CONN Pin	Net name
Pin1	SPK_L+
Pin2	SPK_L-
Pin3	SPK_R-
Pin4	SPK_R+
Pin5	SPK_DET#
Pin6	GND

SPK\_ID 1: VECO  
0: ZY



From Codec

[27] MIC2\_VREFO >>> \_\_\_\_\_  
[27,29,66] AUD\_RING <<< \_\_\_\_\_  
[27] AUD\_HP1\_JACK\_L >>> \_\_\_\_\_  
[27] LINE1\_L >>> \_\_\_\_\_  
[27] LINE1\_R >>> \_\_\_\_\_  
[27] AUD\_HP1\_JACK\_R >>> \_\_\_\_\_  
[27,29,66] AUD\_SLEEVE <<< \_\_\_\_\_  
[27] LINE1\_VREFO >>> \_\_\_\_\_



Universal Jack (Moved to I/O Board)


To IO Board

[27,29,66] AUD\_RING <<< \_\_\_\_\_  
[66] AUD\_HP1\_JACK\_L1 <<< \_\_\_\_\_  
[66] AUD\_HP1\_JACK\_R1 <<< \_\_\_\_\_  
[27,29,66] AUD\_SLEEVE <<< \_\_\_\_\_



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

*(Reserved)*

Size

A4

Document Number

**MOCKINGBIRD\_TGL**

Rev

**A00**

Date: Saturday, August 01, 2020

Sheet 30 of 105



Main Func = LAN

<https://vinafix.com>

<Core Design>



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN RTL8106

Size  
Custom

Document Number  
MOCKINGBIRD\_TGL

Rev  
A00

Date: Saturday, August 01, 2020


Sheet 31 of 105



Main Func = LAN

<https://vinafix.com>

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**MOCKINGBIRD TGL**


Date: Saturday, August 01, 2020

Rev  
**A00**

Sheet 32 of 105

**XFOM&RJ45**






Main Func = Card Reader

<https://vinafix.com>

<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Card Reader-RTS5170</b>		
Size A4	Document Number <b>MOCKINGBIRD_TGL</b>	Rev <b>A00</b>
Date: Saturday, August 01, 2020		Sheet 33 of 105



Main Func = USB2.0

<https://vinafix.com>

<Core Design>



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshien,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB2.0 CONN

Size

Document Number

Rev

Date

Sheet

of

MOCKINGBIRD\_TGL

A00







Saturday, August 01, 2020

34

106



Main Func = USB3.0 Port1






Main Func = USB Charger

<https://vinafix.com>


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>USB Charger</b>			
Size Custom	Document Number <b>MOCKINGBIRD_TGL</b>		Rev <b>A00</b>
Date: Saturday, August 01, 2020		Sheet 36 of 105	



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***USB3.0 PORT***

Size

A4

Document Number

***MOCKINGBIRD\_TGL***

Rev

***A00***


Date: Saturday, August 01, 2020

Sheet 37 of 105



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

*Reserved*

Size  
A4

Document Number  
**MOCKINGBIRD\_TGL**

Rev  
**A00**

Date: Saturday, August 01, 2020Sheet 38 of 105



5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A


<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(RSVD)</b>					
Size	Document Number				Rev
A4	<b>MOCKINGBIRD_TGL</b>				<b>A00</b>
Date: Saturday, August 01, 2020			Sheet	39	of 105




20208712  
Remove EOL Power


<https://vinafix.com>



## Power Sequence / Pull High PWRGD




## V-tree






<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Connected_Standby(1/2)+DS3</b>		
Size A4	Document Number <b>MOCKINGBIRD TGL</b>	Rev <b>A00</b>
Date: Saturday, August 01, 2020		Sheet 41 of 105



(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Connected_Standby(2/2)</b>		
Size A4	Document Number <b>MOCKINGBIRD_TGL</b>	Rev <b>A00</b>
Date: Saturday, August 01, 2020		Sheet 42 of 105




[44,89] +DC\_IN &lt;&lt;&lt;—————

**Layout Note:**  
PSID Layout width > 25mil



Barrel Adapter Piug-in Detect



[24/44] PEAT\_PRESB <<>>

### Batt Connector




Figure 1: Schematic diagram of a three-channel system for the measurement of the time delay of a signal. The diagram shows three identical channels connected in parallel. Each channel consists of a 20V source, a 100k resistor, a 100nF capacitor, and a 100k resistor in series. The output of each channel is connected to a common ground. The input signal is a square wave with a period of 100ns and a duty cycle of 50%. The output signal is a square wave with a period of 100ns and a duty cycle of 50%. The time delay is measured by comparing the input and output signals.



<https://vinafix.com>

«Core Design»

**DELL** **Wistron Corporation**  
 21F, 88, Sec. 1, Jiale Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

File **Power (Charger ISL9538)**

Size	Document Number	Rev
Current	<b>MOCKINGBIRD_TGL</b>	<b>ADD</b>



File: C:\Users\Power\My Documents\Power ISL9538 Power ISL9538 ISL9538 ISL9538 ISL9538



```
SSID = PWR.Plane.Regulator_5V
```

## OFFPAGE-Signal



OFFPAGE-GAP



```
SSID = PWR.Plane.Regulator_3D3V
```


## OFFPAGE-Signal

OFFPAGE-GAP



# TPS51393 For 3D3V

TDC=7.11713A  
ICCMAX=10.1009A  
12.12108A<OCP<16.16144A  
Design Current : 8A



&lt;Core Design&gt;

**DELL** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>POWER (SY8288_5V/3D3V)</b>			
Size A2	Document Number <b>MOCKINGBIRD TGL</b>	Rev A0	
Date: Saturday, August 01, 2020	Sheet 45	of 105	



Main Func = CPU\_CORE

OFFPAGE

SVID

20200111(DVT2)  
Remove PR4637-PR4634 to keep away PWR\_VCORE\_SDIO\_A to  
PWR\_VGA\_PVDDIO\_LGATE1 40m1

[7] SVID\_CLK\_CPU >>

[7] SVID\_DATA\_CPU >>

[7] SVID\_ALERT#\_CPU >>

[3,22,24,44,72] PROCHOT#\_CPU << PROCHOT#\_CPU

[44] CHGR\_PSYS\_MVP >> CHGR\_PSYS\_MVP

20191119  
check with Bakia need change  
netname to PWR\_VCORE\_VR\_READY or  
not

[17,44] PWR\_MVP\_PWRGD << PWR\_VCORE\_VR\_READY

[7,24,40,44] ALL\_SYS\_PWRGD << ALL\_SYS\_PWRGD

VCORE SENSE

[7] VSSCORE\_SENSE >> VSSCORE\_SENSE

[7] VCCORE\_SENSE >> VCCORE\_SENSE

[47] PWR\_VCORE\_UGATE1 << PWR\_VCORE\_UGATE1

[47] PWR\_VCORE\_PHASE1 << PWR\_VCORE\_PHASE1

[47] PWR\_VCORE\_LGATE1 << PWR\_VCORE\_LGATE1

[47] PWR\_VCORE\_UGATE2 << PWR\_VCORE\_UGATE2

[47] PWR\_VCORE\_PHASE2 << PWR\_VCORE\_PHASE2


[47] PWR\_VCORE\_LGATE2 << PWR\_VCORE\_LGATE2

[47] PWR\_VCORE\_ISEN2 >> PWR\_VCORE\_ISEN2

[47] PWR\_VCORE\_ISEN1 >> PWR\_VCORE\_ISEN1

[47] PWR\_VCORE\_ISUMP >> PWR\_VCORE\_ISUMP

[47] PWR\_VCORE\_ISUMN >> PWR\_VCORE\_ISUMN



https://vinafix.com



Main Func = VCCIN


## OFFPAGE

[46] PWR\_VCORE\_UGATE1>> PWR\_VCORE\_UGATE1  
[46] PWR\_VCORE\_PHASE1>> PWR\_VCORE\_PHASE1  
[46] PWR\_VCORE\_LGATE1>> PWR\_VCORE\_LGATE1

[46] PWR\_VCORE\_UGATE2>> PWR\_VCORE\_UGATE2  
[46] PWR\_VCORE\_PHASE2>> PWR\_VCORE\_PHASE2  
[46] PWR\_VCORE\_LGATE2>> PWR\_VCORE\_LGATE2

[46] PWR\_VCORE\_ISEN2 << PWR\_VCORE\_ISEN2  
[46] PWR\_VCORE\_ISEN1 << PWR\_VCORE\_ISEN1  
[46] PWR\_VCORE\_ISUMP << PWR\_VCORE\_ISUMP  
[46] PWR\_VCORE\_ISUMN << PWR\_VCORE\_ISUMN




20191202  
Change PL4703 PL4704 to R4701 R4702  
Follow Pinehills MLK parts  
20200508  
Change to L4701 L4702  
20200728  
Change back to R4701 R4702 for Power team request



20191202  
For acoustic noise  
Follow Pinehills MLK parts  
20191213  
For spacing using TC4701 only  
20200415 (DVT2)  
Change to 100u

<https://vinafix.com>

TGL\_U42 28W  
Baseline  
TDC=36A  
ICCMAX=55A



<Core Design>



Main Func = CPU\_CORE

<https://vinafix.com>

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Size A3	Document Number	Rev <b>A00</b>
Date: Saturday, August 01, 2020		
Sheet	48	of 105



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>(RSVD)</b>		
Size	Document Number			Rev	
<b>A</b>	<b>MOCKINGBIRD_TGL</b>			<b>A00</b>	
Date:	Saturday, August 01, 2020			Sheet	49 of 105



Main Func = VCCIN\_AUX

## OFFPAGE

VID

[22,40] CORE\_VID0 >>> 1 PR5014 2 PWR\_VCCIN\_AUX\_VID0  
0R0402-PAD-7-NP-GP

[22,40] CORE\_VID1 >>> 1 PR5015 2 PWR\_VCCIN\_AUX\_VID1  
0R0402-PAD-7-NP-GP

[22,40] CORE\_VID1 >>> 


[40,53] PWR\_1D8V\_PG >> 2 PR5012 1 PWR\_VCCIN\_AUX\_EN\_R  
0R0402-PAD-7-NP-GP

[40] VCCIN\_AUX\_PWRGD <<< 2 PR5013 1 PWR\_VCCIN\_AUX\_PG  
0R0402-PAD-7-NP-GP

VCCIN\_AUX\_SENSE

[22] VCCAUX\_SENSE >> 2 PR5017 1 PWR\_VCCIN\_AUX\_FB\_O  
0B0A02 BAD 3 NR CR

[22] VSSAUX\_SENSE >> 2 PR5018 1 PWR\_VCCIN\_AUX\_RGND  
0R0402-PAD-7-NP-GP



&lt;Core Design&gt;





The diagram illustrates the configuration of the PWR\_VDDQ\_PG pin. At the top, two blue-outlined boxes represent the S5 and S3 registers. The S5 register contains the value [17.66] and the label SIO\_SLP\_S4# with a red arrow pointing to the right. The S3 register contains the value [5] and the label VTT\_CTL# with a red arrow pointing to the right. Below these, the text "PH on EE Side" is written in blue. A central pin symbol is shown with a blue dashed line extending from it to the left, where it connects to the PWR\_VDDQ\_PG pin. To the right of the pin symbol, a red dashed line extends to the right, where it connects to the 1.05V VTT\_PWRGD pin. At the bottom, a blue dashed line connects the PWR\_VDDQ\_PG pin to a label "1 PWRDQ1 2 PWRDQ2" and a red dashed line connects the 1.05V VTT\_PWRGD pin to a label "1.05V VTT\_PWRGD".

120V S3

P0515

GAP-CLOSE-PWR-3-GP

PWR\_VDDQ\_VDDON

CP

VTT

2D5V S0

P0511

GAP-CLOSE-PWR-3-GP

PWR\_VDDQVTT

CP

2D5V


2D5V S3

P0518

GAP-CLOSE-PWR-3-GP

PWR\_VDDQ\_VQPS

CP



STATE	VTT_CNTL	SLP_S4	VPP	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF (High-Z)
S5/S4	LO	LO	OFF (discharge)	OFF (discharge)	OFF (discharge)	OFF (discharge)



SSID = PWR.Plane.Regulator\_1D0V

<https://vinafix.com>

<Core Design>






**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>POWER (AOZ2262Q_1D0V)</b>		
Size	Document Number			Rev	
A3	<b>MOCKINGBIRD_TGL</b>			<b>A00</b>	
Date: Saturday, August 01, 2020		Sheet	52	of	105



Main Func = 1D8V/1D2V



<Core Design>


<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>LCD&amp;CAM&amp;DMC&amp;Touch</b>			
Size B	Document Number <b>MOCKINGBIRD TGL</b>		Rev <b>A00</b>
Date: Saturday, August 01, 2020		Sheet 53	of 105




**Main Func = 1D05V**

## OFFPAGE


## PH on EE Side



## PH on EE Side



## OFFPAGE-GAP



**VID1 VNN OUTPUT VOLTAGE**

1	0.78 V
0	1.05 V

**VID2 V1P05 OUTPUT VOLTAGE**

1	0.96 V
0	1.05 V

### <Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **POWER(APW8738A\_VNN1D05)**

Size A3	Document Number <b>MOCKINGBIRD TGL</b>	Rev 400
------------	---	------------



Date: Saturday, August 01, 2020 Sheet 54 of 105



### INVERTER POWER





### Hinge up cable protection



Gen 10 LCD-BIST  
Check if 3V and B+ is power on before doing  
panel self-test. It's using for judge MB or panel  
damaged.

MIC	POWER	CAMERA	POWER	SENSOR	POWER	TOUCH PANEL	POWER
-----	-------	--------	-------	--------	-------	-------------	-------





Main Func = CRT





<https://vinafix.com>

<Core Design>


		<b>Wistron Corporation</b> <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title <b>CRT(Reserved)</b>			
Size A3	Document Number <b>MOCKINGBIRD_TGL</b>		Rev <b>A00</b>
Date: Saturday, August 01, 2020		Sheet 56	of 105




## SSID = HDMI Level Shifter/Connector



<https://vinafix.com>



EMI Request:



&lt;Core Design&gt;




Title			
<b>HDMI</b>			
Size	Document Number	Rev	
Custom	<b>MOCKINGBIRD_TGL</b>	<b>AC</b>	
Date:	Saturday, August 01, 2020	Sheet	57 of 105



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A4

Document Number

**MOCKINGBIRD\_TGL**

Rev

**A00**


Date: Saturday, August 01, 2020

Sheet 58 of 105



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A4

Document Number

**MOCKINGBIRD\_TGL**

Rev

**A00**

Date: Saturday, August 01, 2020


Sheet 59 of 105



Main Func = HDD

<https://vinafix.com>

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***SATA IF\_HDD/ODD***

Size  
A4

Document Number  
**MOCKINGBIRD TGL**

Rev  
**A00**

Date: Saturday, August 01, 2020

Sheet 60 of 105



# Main Func = WLAN

## PCIE

[16] WLAN\_PCIE\_TX\_N >>>—  
[16] WLAN\_PCIE\_TX\_P >>>—  
[16] WLAN\_PCIE\_RX\_N <<<—  
[16] WLAN\_PCIE\_RX\_P <<<—

## PCIE\_CLK

[18] WLAN\_CLK\_CPU\_N >>>—  
[18] WLAN\_CLK\_CPU\_P >>>—  
[18] CLK\_PCIE\_WLAN\_REQ# <<<—

## USB2.0

[16] BT\_USB20\_P >>>—  
[16] BT\_USB20\_N <<<—

## Single end

[19] BT\_RADIO\_DIS# >>>—  
[16] WLAN\_RF\_DIS# >>>—  
[17,63,66,71,76,91] PCH\_PLTRST# >>>—  
[18,24] SUSCLK >>>—

## Debug

## Power EN (Madesimo)

[21] CNV\_BRI\_DT\_R >>>—  
[21] CNV\_RGI\_DT\_R >>>—


[21] CLKREQ\_CNV >>>—  
[21] CNV\_RF\_RESET# >>>—

[21] CNV\_WT\_DN0 >>>—  
[21] CNV\_WT\_DP0 >>>—  
[21] CNV\_WT\_DN1 >>>—  
[21] CNV\_WT\_DP1 >>>—  
[21] CNV\_WT\_CLKN >>>—  
[21] CNV\_WT\_CLKP >>>—


[21] CNV\_WR\_DN0 <<<—  
[21] CNV\_WR\_DP0 <<<—  
[21] CNV\_WR\_DN1 <<<—  
[21] CNV\_WR\_DP1 <<<—  
[21] CNV\_WR\_CLKN <<<—  
[21] CNV\_WR\_CLKP <<<—

[21] CNV\_BRI\_RSP <<<—  
[21] CNV\_RGI\_RSP <<<—


[24] JIO3\_PCIE\_WAKE# >>—



AFTE14P-GP AFTP6111 1 3D3V\_WLAN  
AFTE14P-GP AFTP6110 1 WLAN\_REQ#  
AFTE14P-GP AFTP6106 1 WIFI\_RF\_EN\_R  
AFTE14P-GP AFTP6107 1 BLUETOOTH\_EN\_R  
AFTE14P-GP AFTP6108 1 PCH\_PLTRST#  
AFTE14P-GP AFTP6109 1 BT\_USB20\_CON\_N  
AFTE14P-GP AFTP6110 1 BT\_USB20\_CON\_P  
AFTE14P-GP AFTP6111 1 JIO3\_PCIE\_WAKE#








Main Func = WWAN

<https://vinafix.com>

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>WWAN</b>			
Size A4	Document Number <b>MOCKINGBIRD_TGL</b>		Rev <b>A00</b>
Date: Saturday, August 01, 2020		Sheet 62 of	105








Main Func = Power BTN

[24] KBC\_PWRBTN# <<< \_\_\_\_\_  
[68] KBC\_PWRBTN#\_R <<< \_\_\_\_\_

Power button

https://vinafix.com




Main Func = Battery LED

Low activated from KBC GPIO

[24] LED\_MASK# >>> \_\_\_\_\_  
[24] CHG\_AMBER\_LED# >>> \_\_\_\_\_  
[20,24] BATT\_WHITE\_LED# >>> \_\_\_\_\_

Battery LED1 (AMBER\_LED)




Battery LED2 (WHITE\_LED)

Main Func = HDD LED


[20,24] MASK\_SATA\_LED# >>> \_\_\_\_\_  
[18] SATA\_LED# >>> \_\_\_\_\_  
[63] M2\_PCE\_LED# <<< \_\_\_\_\_  
[20] SATA\_LED#\_D <<< \_\_\_\_\_

SATA HDD LED  
LOW activated from PCH GPIO



Main Func = M-BIST

[17] PM\_RSMRST# >>> \_\_\_\_\_  
[24] M\_BIST >>> \_\_\_\_\_  
[24,44] HW\_ACAV\_IN >>> \_\_\_\_\_



M-BIST(Mainboard Built-In Self Test)Check if MB is damage while press power button. There is a LED will light up to indicate the MB is damage by

<Core Design>

<b>DELL</b> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
File <b>LED Board&amp;Power Button</b>			
Size	Document Number	Rev	
A4	<b>MOCKINGBIRD_TGL</b>	<b>A00</b>	
Date: 2009/05/27, August 01, 2009 Sheet 64 of 108			



The diagram shows the timing of several signals relative to a common clock. The signals are:

- [24] CAP\_LED\_R >>>**: A high-level signal that is active (high) for a short duration at the beginning of the sequence.
- [4] KB\_DET# <<<**: A low-level signal (active-low) that is active (low) for a short duration at the beginning of the sequence.
- [20] KB\_LED\_BL\_DET# <<<**: A low-level signal (active-low) that is active (low) for a short duration at the beginning of the sequence.
- [24] KB\_LED\_PWM >>>**: A high-level signal that is active (high) for a short duration at the beginning of the sequence.
- [24] KSD0**: A signal that is active (high) for a short duration at the beginning of the sequence.
- [24] KSD1**: A signal that is active (high) for a short duration at the beginning of the sequence.
- [24] KSD2**: A signal that is active (high) for a short duration at the beginning of the sequence.
- [24] KSD3**: A signal that is active (high) for a short duration at the beginning of the sequence.
- [24] KSD4**: A signal that is active (high) for a short duration at the beginning of the sequence.
- [24] KSD5**: A signal that is active (high) for a short duration at the beginning of the sequence.
- [24] KSD6**: A signal that is active (high) for a short duration at the beginning of the sequence.
- [24] KSD7**: A signal that is active (high) for a short duration at the beginning of the sequence.
- [24] KS[0:7]**: The data bus, which is active (high) for a short duration at the beginning of the sequence.

[illegible][illegible]

[24]	CLK_TP_SIO_I2C_DAT	<<<<	
[24]	DAT_TP_SIO_I2C_CLK	<<<<	
[20,68]	PCH_I2C1_SCL_TP	>>>>	
[20,68]	PCH_I2C1_SDA_TP	>>>>	
[3,24]	TOUCHPAD_INTR#	<<<<	
[24]	PTP_DIS#	<<<<	

The diagram illustrates the electrical connections for the Precision Touch Pad Connector. It shows the following components and their connections:

- TP\_VDD**: Connected to the top rail of the connector.
- C6505**: A capacitor connected between TP\_VDD and ground.
- TP1**: A component with pins 1 through 8.
- AFTP6531**: A component with pins 1 through 8.
- AFTP6529**: A component with pins 1 through 8.
- Signals**:
  - RC1\_SDA\_H**: Connected to pin 1 of TP1 and pin 1 of AFTP6531.
  - RC1\_SCL\_H**: Connected to pin 2 of TP1 and pin 2 of AFTP6531.
  - TOUCHPAD\_NTR#**: Connected to pin 3 of TP1 and pin 3 of AFTP6531.
  - PTF\_DSB**: Connected to pin 4 of TP1 and pin 4 of AFTP6531.
  - PTF\_DSB**: Connected to pin 5 of TP1 and pin 5 of AFTP6531.
  - PTF\_DSB**: Connected to pin 6 of TP1 and pin 6 of AFTP6531.
  - PTF\_DSB**: Connected to pin 7 of TP1 and pin 7 of AFTP6531.
  - PTF\_DSB**: Connected to pin 8 of TP1 and pin 8 of AFTP6531.

The diagram also includes a table of connections for the AFTP6531 and AFTP6529 components:

Signal	AFTP6531	AFTP6529
TP_VDD	1	1
RC1_SCL_B	1	1
RC1_SDA_H	1	1
TOUCHPAD_NTR#	1	1
PTF_DSB	1	1

TP side has pull high

Pin number	Pin name
1	VDD
2	DAT (I2C)
3	CLK (I2C)
4	GND
5	ATTN
6	GPIO
7	DAT (PS2)
8	CLK (PS2)



[27:29] AUD\_RING <<< \_\_\_\_\_

[27:29] AUD\_SLEEVE <<< \_\_\_\_\_

[29] AUD\_HP1\_JACK\_L1 <<< \_\_\_\_\_

[29] AUD\_HP1\_JACK\_R1 <<< \_\_\_\_\_

b) HOST\_SD\_WP# >>>

PORT1

[16] USB2\_USB30\_FX\_N <<<—

[4] USB\_OC1# <<< \_\_\_\_\_  
[24,25] USB\_PWR\_EN# <<< \_\_\_\_\_

```

[16] LAN_PCE_FIX_P <<<<
[16] LAN_PCE_TX_N <<<<
[16] LAN_PCE_TX_P <<<<

[18] LAN_CLK_CPU_N <<<<
[18] LAN_CLK_CPU_P <<<<

[18] CLK_PCE_LAN_REQ >>>

[24] PM_LAN_ENABLE >>>

[24] PCE_LAN_WAKEN >>>

```

[5] FP1\_USB2D\_N <<<<  
 [5] FP1\_USB2D\_P <<<<  
 [24] FP1L\_SCAN# >>>>  
 [54] KBC\_PWRBTN#\_R <<<<  
 [54] KBC\_PWRBTN#\_R <<<<

```

LID_CL_SIO_TAB# <<<_____
,76,91] PCH_PLTRST#<<<_____

```


```
PWR_CHG_VBATN >>>_____
3D3V_LCDVDD_RI >>>_____
```

---


Pin define by follow layout routing




1 1 2





Staff EL6401 for EDC requirement



USB3.0 PORT1



### I/O Board Connector





Main Func = HALL SENSOR

<https://vinafix.com>

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

*Reserved*

Size A3	Document Number <b>MOCKINGBIRD_TGL</b>	Rev <b>A00</b>
------------	---	-------------------

Date: Saturday, August 01, 2020	Sheet 67 of 105
---------------------------------	-----------------



Main Func = Debug


ESPI

[18,24] ESPI\_CLK >>> \_\_\_\_\_  
[18,24] ESPI\_RESET# >>> \_\_\_\_\_  
[18,24] ESPI\_CS# >>> \_\_\_\_\_


[18,24] ESPI\_IO0 <<< \_\_\_\_\_  
[18,24] ESPI\_IO1 <<< \_\_\_\_\_  
[18,24] ESPI\_IO2 <<< \_\_\_\_\_  
[18,24] ESPI\_IO3 <<< \_\_\_\_\_

UART

[24] HOST\_DEBUG\_TX >>> \_\_\_\_\_  
[20] UART\_2\_CTXD\_DRXD >>> \_\_\_\_\_  
[20] UART\_2\_CRXD\_DTXD <<< \_\_\_\_\_



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Dubug connector**

Size  
A4

Document Number  
**MOCKINGBIRD\_TGL**

Date: Saturday, August 01, 2020


Rev  
**A00**

Sheet 68 of 105



(Blanking)

<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Reserved</i></b>			
Size A4	Document Number <b><i>MOCKINGBIRD_TGL</i></b>		Rev <b><i>A00</i></b>
Date: Saturday, August 01, 2020		Sheet 69 of	105







**Main Func = TBT**








**SB1**

Follow Hellcat15 Upsell TGL  
<https://vinafix.com>





	WPN	DPN
TBT	071.00TBT.0F0U	M11GX
NON_TBT	071.00TBT.0D0U	7DYVG



<https://vinafix.com>



**Notes**  
CCG6DF device's I2C address is determined by SWD\_CLK pin.  
1K resistors not populated = I2C address 0x08 (default)  
1K resistor connected to GND = I2C address 0x40  
1K resistor connected to VDDD = I2C address 0x42



	Dell TGL Platform MOD_ID Options		
MUX	MOD_ID1	MOD_ID2	Description
BB8040R	L0	N/A	TBT Configuration w/BB Retimer
BB8010R	L2	N/A	non-TBT Configuration w/BB Retimer
TUSB546/1046	L6	L0	TUSB546 Equalizer config #1
TUSB546/1046	L6	L1 - L3	Reserved for TUSB546 Equalizer config #2,3,4 reserved

	CCG6 ID	R7216	R7218	計算値	理論値
0/8	L0	DY	64.10035.6DL (100K)	0	0
1/8	L1	064.71535.06D1 (715K)	64.10035.6DL (100K)	0.123	0.125
2/8	L2	64.30035.6DL (300K)	64.10035.6DL (100K)	0.25	0.25
3/8	L3	64.20035.6DL (200K)	64.12035.6DL (120K)	0.375	0.375
4/8	L4	64.10035.6DL (100K)	64.10035.6DL (100K)	0.5	0.5
5/8	L5	64.10035.6DL (100K)	64.20035.6DL (200K)	0.625	0.625
6/8	L6	64.22035.6DL (220K)	64.59035.6DL (590K)	0.728	0.75
7/8	L7	64.10035.6DL (100K)	064.71535.06D1 (715K)	0.877	0.875

### Core Design:



EXT IO (Thunderbolt(2/3)/Type C CC Logic)


Size A2	Document Number <b>MOCKINGBIRD_TGL</b>	Rev <b>A00</b>
------------	---	-------------------

Date: Saturday, August 01, 2020 Sheet 72 of 105




## USB1


[71]	USB1_SSTX_CON_P0	<<<<	_____
[71]	USB1_SSTX_CON_N0	<<<<	_____
[71]	USB1_SSTX_CON_P1	<<<<	_____
[71]	USB1_SSTX_CON_N1	<<<<	_____
[71]	USB1_SSRX_AR_P0	<<<<	_____
[71]	USB1_SSRX_AR_N0	<<<<	_____
[71]	USB1_SSRX_AR_P1	<<<<	_____
[71]	USB1_SSRX_AR_N1	<<<<	_____
[72]	USB1_USB20_CMCT_P	<<<<	_____
[72]	USB1_USB20_CMCT_N	<<<<	_____
[72]	USB1_USB20_CMCB_P	<<<<	_____
[72]	USB1_USB20_CMCB_N	<<<<	_____
[72]	USB1_CON_CC1	<<<<	_____
[72]	USB1_CON_CC2	<<<<	_____
[72]	USB1_CON_SBU1	<<<<	_____
[72]	USB1_CON_SBU2	<<<<	_____
[71]	USB1_SSTX_RC_N<	<<<<	_____
[71]	USB1_SSRX_RC_P<	<<<<	_____
[71]	USB1_SSRX_RC_N<	<<<<	_____
[71]	USB1_SSTX_RC_N<	<<<<	_____
[71]	USB1_SSRX_RC_P<	<<<<	_____
[71]	USB1_SSTX_RC_P<	<<<<	_____
[71]	USB1_SSRX_RC_N<	<<<<	_____
[71]	USB1_SSTX_RC_P<	<<<<	_____



2020/02/29:swap EL7302/EL7301





**Follow Hellcat15 Upsell TGL**  
<https://vinafix.com>



```
20200504
Remove C7302 C7304
Change C7301 C7302 to 0402 size
```

20200213  
Follow EMC requestment



### <Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **EXT IO (Thunderbolt(3/3)/Type C Conn)**

Size A3	Document Number <b>MOCKINGBIRD_TGL</b>	Rev <b>A00</b>
Date: Saturday, August 01, 2020	Sheet 73 of	105



[72] PD\_VBUS\_C\_CTRL1 >>>—

[24] TYPEC\_DCIN1\_EN# >>>—

[44] VCCPD\_VBUS\_ACK >>>—


[72] VBUS\_C\_CTRL\_PD\_GPIO >>>—





(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
MOCKINGBIRD\_TGL

Rev  
A00





Date: Saturday, August 01, 2020

Sheet 75 of 105




12









GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
FBVDD/Q Supply Rail for GDDR5						
GB28-64, GB2C-64	0.1 $\mu$ F	X7R	0402	2	0	Under GPU
	1 $\mu$ F	X7R	0603	2	8	Under GPU
	4.7 $\mu$ F	X6S	0603	2	0	Under GPU
	10 $\mu$ F	X6S	0603	0	2	Under GPU
	10 $\mu$ F	X6S	0603	1	1	Near GPU
	22 $\mu$ F	X6S	0603W	1	3	Near GPU

GPU	Capacitor Type	Footprint	Population		Location	
			N16	N17		
FB PLL Supply Rail for GDDR5						
GB2B-64, GB2C-64	0.1 $\mu$ F	X7R	0402	2	4	Under GPU
	22 $\mu$ F	X6S	0805	1	1	Near GPU
	Bead Type					
	30 $\Omega$ (ESR=0.010 $\Omega$ )		0603	1	1	Near GPU




3



## Main Func = dGPU

<https://vinafix.com>








**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			
GPU(5/5)PWR/GND			
Size	Document Number	Rev	
Custom	MOCKINGBIRD_TGL	A00	
Date:	Saturday, August 01, 2020	Sheet 80	of 105



[78.81]	FBA_CMI06	>>>
[78.81]	FBA_CMI011	>>>
[78.81]	FBA_CMI010	>>>
[78.81]	FBA_CMI07	>>>
[78.81]	FBA_CMI09	>>>
[78.81]	FBA_CMI02	>>>
[78.81]	FBA_CMI04	>>>
[78.81]	FBA_CMI03	>>>
[78.81]	FBA_CMI01	>>>
[78.81]	FBA_CMI08	>>>
[78.81]	FBA_CMI012	>>>
[78.81]	FBA_CMI01	>>>
[78.81]	FBA_CMI015	>>>
[78.81]	FBA_CMI05	>>>
[78]	FBA_CLK09P	>>>
[78]	FBA_CLK0N	>>>
[78.81]	FBA_CMI014	>>>
[82]	FBA_VFREF03	>>>
[79]	GPIO10_FBVRREF	>>>
[78.81]	FBA_CMI013	>>>

[illegible]

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



VRMB18		2		2	
FBA_CMDS	46	AB#7	<b>OPS</b>	A4	FBA_D0
FBA_CMDS	47	AB#8		A5	FBA_D1
FBA_CMDS	48	AB#1		D01	B4
FBA_CMDS	49	AB#2		D02	B5
FBA_CMDS	50	A11AB		D03	FBA_D4
FBA_CMDS	51	A11AB	ABUSJUNCAUS	D04	FBA_D5
FBA_CMDS	H11	BAA02		D05	FBA_D6
FBA_CMDS	H12	BAA15		D06	FBA_D7
FBA_CMDS	H13	BAA04		D07	A11_FBA_D7
FBA_CMDS	H18	BAA13		D08	A13_FBA_D8
FBA_CMDS	H19	AB#1		D09	A11_FBA_D9
FBA_CMDS	H20	AB#2		D10	FBA_D10
FBA_CMDS	H21	AB#3		D11	FBA_D11
FBA_CMDS	H22	AB#4		D12	FBA_D12
FBA_CMDS	H23	AB#5		D13	FBA_D13
FBA_CMDS	H24	AB#6		D14	FBA_D14
FBA_CMDS	H25	AB#7		D15	FBA_D15
FBA_CMDS	H26	AB#8		D16	FBA_D16
FBA_CMDS	H27	AB#9		D17	FBA_D17
FBA_CMDS	H28	AB#10		D18	FBA_D18
FBA_CMDS	H29	AB#11		D19	FBA_D19
FBA_CMDS	H30	AB#12		D20	FBA_D20
FBA_CMDS	H31	AB#13		D21	FBA_D21
FBA_CMDS	H32	AB#14		D22	FBA_D22
FBA_CMDS	H33	AB#15		D23	FBA_D23
FBA_CMDS	H34	AB#16		D24	FBA_D24
FBA_CMDS	H35	AB#17		D25	FBA_D25
FBA_CMDS	H36	AB#18		D26	FBA_D26
FBA_CMDS	H37	AB#19		D27	FBA_D27
FBA_CMDS	H38	AB#20		D28	FBA_D28
FBA_CMDS	H39	AB#21		D29	FBA_D29
FBA_CMDS	H40	AB#22		D30	FBA_D30
FBA_CMDS	H41	AB#23		D31	FBA_D31
FBA_CMDS	H42	AB#24		D32	FBA_D32
FBA_CMDS	H43	AB#25		D33	FBA_D33
FBA_CMDS	H44	AB#26		D34	FBA_D34
FBA_CMDS	H45	AB#27		D35	FBA_D35
FBA_CMDS	H46	AB#28		D36	FBA_D36
FBA_CMDS	H47	AB#29		D37	FBA_D37
FBA_CMDS	H48	AB#30		D38	FBA_D38
FBA_CMDS	H49	AB#31		D39	FBA_D39
FBA_CMDS	H50	AB#32		D40	FBA_D40
FBA_CMDS	H51	AB#33		D41	FBA_D41
FBA_CMDS	H52	AB#34		D42	FBA_D42
FBA_CMDS	H53	AB#35		D43	FBA_D43
FBA_CMDS	H54	AB#36		D44	FBA_D44
FBA_CMDS	H55	AB#37		D45	FBA_D45
FBA_CMDS	H56	AB#38		D46	FBA_D46
FBA_CMDS	H57	AB#39		D47	FBA_D47
FBA_CMDS	H58	AB#40		D48	FBA_D48
FBA_CMDS	H59	AB#41		D49	FBA_D49
FBA_CMDS	H60	AB#42		D50	FBA_D50
FBA_CMDS	H61	AB#43		D51	FBA_D51
FBA_CMDS	H62	AB#44		D52	FBA_D52
FBA_CMDS	H63	AB#45		D53	FBA_D53
FBA_CMDS	H64	AB#46		D54	FBA_D54
FBA_CMDS	H65	AB#47		D55	FBA_D55
FBA_CMDS	H66	AB#48		D56	FBA_D56
FBA_CMDS	H67	AB#49		D57	FBA_D57
FBA_CMDS	H68	AB#50		D58	FBA_D58
FBA_CMDS	H69	AB#51		D59	FBA_D59
FBA_CMDS	H70	AB#52		D60	FBA_D60
FBA_CMDS	H71	AB#53		D61	FBA_D61
FBA_CMDS	H72	AB#54		D62	FBA_D62
FBA_CMDS	H73	AB#55		D63	FBA_D63
FBA_CMDS	H74	AB#56		D64	FBA_D64
FBA_CMDS	H75	AB#57		D65	FBA_D65
FBA_CMDS	H76	AB#58		D66	FBA_D66
FBA_CMDS	H77	AB#59		D67	FBA_D67
FBA_CMDS	H78	AB#60		D68	FBA_D68
FBA_CMDS	H79	AB#61		D69	FBA_D69
FBA_CM					






Figure 1 consists of two schematic diagrams, (a) and (b), for a 1038V VGA\_50 circuit. Diagram (a) shows a full bridge rectifier circuit with four diodes (D8101, D8102, D8103, D8104) and five capacitors (C8104, C8105, C8106, C8107, C8109). The input is 1038V VGA\_50. The output is connected to a load. Diagram (b) shows a simplified circuit with two diodes (D8101, D8102) and three capacitors (C8104, C8105, C8109). The input is 1038V VGA\_50. The output is connected to a load.



Figure 1: Schematic representation of the FBA model. The diagram illustrates the flow of metabolites through various biochemical pathways, including glycolysis, gluconeogenesis, and the citric acid cycle. Key metabolites shown include Glucose, Glutamine, Glutamate, Pyruvate, Lactate, Acetate, Ethanol, Glycerol, and CO<sub>2</sub>. The model is constrained by various parameters, indicated by double arrows and associated values (e.g., [78.82], [78.81]).

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low

[illegible]

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Info _____			
<b>GPU-VRAM3.4 (2/4)</b>			
Size	Document Number		New
Custom	<b>MOCKINGBIRD_TGL</b>		<b>A00</b>
Date:	Saturday, August 01, 2020	Sheet 82 of	105



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU-VRAM5,6 (3/4)</b>			
Size	Document Number		Rev
A3	<b>MOCKINGBIRD_TGL</b>		<b>A00</b>
Date:	Saturday, August 01, 2020		Sheet 83 of 105



5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU-VRAM7,8 (4/4)</b>			
Size	Document Number		Rev
A4	<b>MOCKINGBIRD TGL</b>		<b>A00</b>
Date:	Saturday, August 01, 2020		Sheet 84 of 105



**PH on EE side**

1. Check EE side  
2. Modify DAT

[76] VGACORE\_VCO\_SENSE\_1 → PWR1\_VGA\_NVDDVS\_VSEN1  
[76] VGACORE\_VCO\_SENSE\_1 → PWR1\_VGA\_NVDDVS\_VSEN1  
[76] VGACORE\_DMD\_SENSE\_1 → PWR1\_VGA\_NVDDVS\_VSEN1


**PH on EE side**

→ PWR1\_VGA\_NVDDVS\_PG

The figure shows two schematic diagrams of the proposed architectures. The top diagram is for the 192-bit architecture, and the bottom diagram is for the 128-bit architecture. Both diagrams show a sequence of PWR blocks and DCAE blocks. The 192-bit architecture has five stages, each with a PWR block (PWR0 to PWR4) and a DCAE block (DCAE0 to DCAE4). The 128-bit architecture has four stages, each with a PWR block (PWR0 to PWR3) and a DCAE block (DCAE0 to DCAE3). The diagrams illustrate the data flow and the internal structure of the PWR and DCAE blocks.

VGA : N17S-G3/G5  
EDP-Peak : 69.9A

Operation Phase Number	PSI Voltage Setting
1phase with DEM	0V to 0.4V
1phase with CCM	0.7V to 0.88V
2phase with DEM	1.08V to 1.35V
2phase with CCM	1.6V to 5.5V



VGA : N17S-G3/G5  
EDP-Peak : 69.9A  
83.88A<OCP<97.86A







Main Func = dGPU

<https://vinafix.com>

<Core Design>




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b><i>Reserved</i></b>		
Size	Document Number				Rev
A3	<b><i>MOCKINGBIRD_TGL</i></b>				<b><i>A00</i></b>
Date: Saturday, August 01, 2020		Sheet	87	of	105



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

*Reserved*

Size  
A4

Document Number  
*MOCKINGBIRD\_TGL*


Rev  
*A00*

Date: Saturday, August 01, 2020


Sheet 88 of 105




## Main Func = UnusedParts




<https://vinafix.com>



## Main Func = EMI Capacitors



## Main Func = RF Capacitors





(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b><i>Reserved</i></b>		
Size A4	Document Number <b><i>MOCKINGBIRD_TGL</i></b>	Rev <b><i>A00</i></b>
Date: Saturday, August 01, 2020		Sheet 90 of 105



# Main Func = TPM







https://vinafix.com

[17,61,63,66,71,76] PCH\_PLTRST# >>> —

[18,24,25] SPI\_CLK\_ROM >>> —  
[15,18,24,25] SPI\_SI\_ROM >>> —  
[18,24,25] SPI\_SO\_ROM >>> —

[20] TPM\_SPI\_IRQ# >>> —




[18] SPI\_CS\_ROM\_N2 >>> —



SPI\_SI\_ROM R9133 1 2 15R2J-GP SPI\_SI\_ROM TPM 21  
SPI\_SO\_ROM R9132 1 2 15R2J-GP SPI\_SO\_ROM TPM 24  
SPI\_CS\_ROM\_N2 R9130 1 2 15R2J-GP SPI\_CS2#\_IC 20  
SPI\_CLK\_ROM R9138 1 2 15R2J-GP SPI\_CLK\_ROM TPM 19

20200512  
Change to 15R follow Intel PDG

Close to U2501



<Core Design>




Title			INT IO (TPM)	
Size	Document Number	MOCKINGBIRD_TGL		Rev
A3				A00
Date: Saturday, August 01, 2020			Sheet 91	of 105



SSID = Finger Print

<https://vinafix.com>

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Finger Print***

Size  
A4

Document Number  
***MOCKINGBIRD\_TGL***

Rev  
***A00***


Date: Saturday, August 01, 2020

Sheet 92 of 105



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**(Reserved)**


Size	Document Number	Rev
A3	<b>MOCKINGBIRD_TGL</b>	<b>A00</b>

Date: Saturday, August 01, 2020	Sheet 93 of 105
---------------------------------	-----------------



(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserved)

Size	Document Number	Rev
A3	MOCKINGBIRD_TGL	A00
Date: Saturday, August 01, 2020		Sheet 94 of 105



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**(Reserved)**

Size  
A3

Document Number  
**MOCKINGBIRD\_TGL**

Rev  
**A00**


Date: Saturday, August 01, 2020

Sheet 95 of 105



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size  
A4

Document Number  
**MOCKINGBIRD\_TGL**


Rev  
**A00**

Date: Saturday, August 01, 2020Sheet 96 of 105



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***LVDS\_Switch***

Size  
A4

Document Number  
**MOCKINGBIRD TGL**

Rev  
**A00**

Date: Saturday, August 01, 2020Sheet 97 of 105



<https://vinafix.com>

	3	1
ME_FWP	LOW	HIGH
	Normal Operation (Default)	Override



5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A

<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title			<b><i>Debug (XDP debug)</i></b>		
Size A4	Document Number				Rev <b><i>A00</i></b>
Date: Saturday, August 01, 2020			Sheet 99 of 105		



TBD



Change notes -

<https://vinafix.com>

Item #	Subsystem /Component	PHASE	SCH Page #	Change Request Description	Requested By	BOM	Schematic	Layout	Reason of Change
1	EC&KBC&SI O	DVT2	24	Change R2443 to 27K	EE	V			Change Board ID to DVT2
2	PWR.3p3V_5p0V	DVT2	40	Add C4070 & C4071	EE	V	V	V	Follow Vendor's suggestion(add cap to prevent IC broken)
3	<u>GPU.Power</u>	DVT2	86	Add C8613	EE	V	V	V	Follow Vendor's suggestion(add cap to prevent IC broken)
4	<u>Audio.DMIC</u>	DVT2	19	Add U1901, C1901, C1902, R1942, R1943, R1944, R1945, R1946, R1947, R1948 Reserve C1902, R1942	EE	V	V	V	Follow DMIC Vendor's suggestion
5	<u>Conn.WLAN</u>	DVT2	61	Change R6109, R6118 to 49.9 ohm	EE	V			Follow Intel CNVI checklist (575882) change CNV_BRI_RSP and CNV_RGI_RSP damping resistor, from 22 to 49.9 ohm.
6	<u>Platform.BIOS_ROM</u>	DVT2	25	Complete reference plane for SPI signal	EE			V	For reference GND
7	EC&KBC&SI O	DVT2	24	Complete reference plane for <u>eSPI</u> signal	EE			V	For reference GND
8	EC&KBC&SI O	DVT2	24	Change PECL_VREF power to VCCST	EE	V	V	V	Follow Vendor's suggestion
9	<u>IO.Type-C.TBT</u>	DVT2	71	Q7101 , R7178 , R7179 , R7196, R7197 Change to DY	EE	V			Follow Intel TBT check list
10	<u>GPU.Power</u>	DVT2	85	PU8552 , PU8554 Change to 075.07362.0073 for N17s-G5	EE	V			Follow Vendor's suggestion
11	PCH	DVT2	54	premium power circuit stuff for HC15MS	EE	V			premium power circuit for 15MS only

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title	
<b>Change History</b>			
Size A3	Document Number <b>MOCKINGBIRD_TGL</b>	Rev <b>A00</b>	
Date: Saturday, August 01, 2020		Sheet 101 of 105	




**TBD**



TBD




# PCH SMBus Block Diagram



# KBC SMBus Block Diagram


<https://vinafix.com>



<Core Design>



## Thermal Block Diagram



## Audio Block Diagram

